| Available Reports |
|---|
| Alert Report |
| Functional Coverage Report(s) |
| ScoreboardPkg_slv Report(s) |
| Link to Simulation Results |
| TbAxi4_MemoryRandomTiming1.txt |
| OsvvmLibraries_RunAllTestsWithCoverage Build Summary |
TbAxi4_MemoryRandomTiming1 Alert Report
TbAxi4_MemoryRandomTiming1 Alert Settings
| Setting | Value | Description | |
|---|---|---|---|
| FailOnWarning | true | If true, warnings are a test error | |
| FailOnDisabledErrors | true | If true, Disabled Alert Counts are a test error | |
| FailOnRequirementErrors | true | If true, Requirements Errors are a test error | |
| External | Failures | 0 | Added to Alert Counts in determine total errors |
| Errors | 0 | ||
| Warnings | 0 | ||
| Expected | Failures | 0 | Subtracted from Alert Counts in determine total errors |
| Errors | 0 | ||
| Warnings | 0 | ||
TbAxi4_MemoryRandomTiming1 Alert Results
| Name | Status | Checks | Requirements | Alert Counts | Disabled Alert Counts | |||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| Total | Passed | Failed | Goal | Passed | Failures | Errors | Warnings | Failures | Errors | Warnings | ||
| TbAxi4_MemoryRandomTiming1 | PASSED | 512 | 512 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Default | PASSED | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| OSVVM | PASSED | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| memory_1 | PASSED | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| memory_1:memory | PASSED | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| No response | PASSED | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Data Check | PASSED | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| WriteBurstFifo | PASSED | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| ReadBurstFifo | PASSED | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| manager_1 | PASSED | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Protocol Error | PASSED | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Data Check | PASSED | 32 | 32 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| No response | PASSED | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| WriteResponse Scoreboard | PASSED | 64 | 64 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| ReadResponse Scoreboard | PASSED | 224 | 224 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| WriteBurstFifo | PASSED | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| ReadBurstFifo | PASSED | 192 | 192 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
TbAxi4_MemoryRandomTiming1 Coverage Report
Total Coverage: 100.00
WriteAddressDelayCov BurstLength Coverage Model Coverage: 100.0
WriteAddressDelayCov BurstLength Coverage Settings
| Settings | Value |
|---|---|
| CovWeight | 0 |
| Goal | 100.0 |
| WeightMode | REMAIN |
| Seeds | 1607684860, 33489695 |
| CountMode | COUNT_FIRST |
| IllegalMode | ILLEGAL_ON |
| Threshold | 45.0 |
| ThresholdEnable | FALSE |
| TotalCovCount | 1 |
| TotalCovGoal | 1 |
WriteAddressDelayCov BurstLength Coverage Bins
| Name | Type | Bin1 | Count | AtLeast | Percent Coverage |
|---|---|---|---|---|---|
| COUNT | 2 to 4 | 10 | 1 | 1000.0 | |
| Total Percent Coverage: 100.0 | |||||
WriteAddressDelayCov BurstDelay Coverage Model Coverage: 100.0
WriteAddressDelayCov BurstDelay Coverage Settings
| Settings | Value |
|---|---|
| CovWeight | 0 |
| Goal | 100.0 |
| WeightMode | REMAIN |
| Seeds | 1855096194, 468922083 |
| CountMode | COUNT_FIRST |
| IllegalMode | ILLEGAL_ON |
| Threshold | 45.0 |
| ThresholdEnable | FALSE |
| TotalCovCount | 1 |
| TotalCovGoal | 1 |
WriteAddressDelayCov BurstDelay Coverage Bins
| Name | Type | Bin1 | Bin2 | Count | AtLeast | Percent Coverage |
|---|---|---|---|---|---|---|
| COUNT | 0 to 1 | 2 to 5 | 15 | 1 | 1500.0 | |
| Total Percent Coverage: 100.0 | ||||||
WriteAddressDelayCov BeatDelay Coverage Model Coverage: 100.0
WriteAddressDelayCov BeatDelay Coverage Settings
| Settings | Value |
|---|---|
| CovWeight | 0 |
| Goal | 100.0 |
| WeightMode | REMAIN |
| Seeds | 1589547630, 664733047 |
| CountMode | COUNT_FIRST |
| IllegalMode | ILLEGAL_ON |
| Threshold | 45.0 |
| ThresholdEnable | FALSE |
| TotalCovCount | 1 |
| TotalCovGoal | 1 |
WriteAddressDelayCov BeatDelay Coverage Bins
| Name | Type | Bin1 | Bin2 | Count | AtLeast | Percent Coverage |
|---|---|---|---|---|---|---|
| COUNT | 0 | 0 | 50 | 1 | 5000.0 | |
| Total Percent Coverage: 100.0 | ||||||
WriteDataDelayCov BurstLength Coverage Model Coverage: 100.0
WriteDataDelayCov BurstLength Coverage Settings
| Settings | Value |
|---|---|
| CovWeight | 0 |
| Goal | 100.0 |
| WeightMode | REMAIN |
| Seeds | 1339474198, 1688156822 |
| CountMode | COUNT_FIRST |
| IllegalMode | ILLEGAL_ON |
| Threshold | 45.0 |
| ThresholdEnable | FALSE |
| TotalCovCount | 1 |
| TotalCovGoal | 1 |
WriteDataDelayCov BurstLength Coverage Bins
| Name | Type | Bin1 | Count | AtLeast | Percent Coverage |
|---|---|---|---|---|---|
| COUNT | 2 to 10 | 38 | 1 | 3800.0 | |
| Total Percent Coverage: 100.0 | |||||
WriteDataDelayCov BurstDelay Coverage Model Coverage: 100.0
WriteDataDelayCov BurstDelay Coverage Settings
| Settings | Value |
|---|---|
| CovWeight | 0 |
| Goal | 100.0 |
| WeightMode | REMAIN |
| Seeds | 112439568, 182463231 |
| CountMode | COUNT_FIRST |
| IllegalMode | ILLEGAL_ON |
| Threshold | 45.0 |
| ThresholdEnable | FALSE |
| TotalCovCount | 1 |
| TotalCovGoal | 1 |
WriteDataDelayCov BurstDelay Coverage Bins
| Name | Type | Bin1 | Bin2 | Count | AtLeast | Percent Coverage |
|---|---|---|---|---|---|---|
| COUNT | 0 to 1 | 2 to 5 | 38 | 1 | 3800.0 | |
| Total Percent Coverage: 100.0 | ||||||
WriteDataDelayCov BeatDelay Coverage Model Coverage: 100.0
WriteDataDelayCov BeatDelay Coverage Settings
| Settings | Value |
|---|---|
| CovWeight | 0 |
| Goal | 100.0 |
| WeightMode | REMAIN |
| Seeds | 1190998996, 723963251 |
| CountMode | COUNT_FIRST |
| IllegalMode | ILLEGAL_ON |
| Threshold | 45.0 |
| ThresholdEnable | FALSE |
| TotalCovCount | 1 |
| TotalCovGoal | 1 |
WriteDataDelayCov BeatDelay Coverage Bins
| Name | Type | Bin1 | Bin2 | Count | AtLeast | Percent Coverage |
|---|---|---|---|---|---|---|
| COUNT | 0 | 0 | 187 | 1 | 18700.0 | |
| Total Percent Coverage: 100.0 | ||||||
WriteResponseDelayCov BurstLength Coverage Model Coverage: 100.0
WriteResponseDelayCov BurstLength Coverage Settings
| Settings | Value |
|---|---|
| CovWeight | 0 |
| Goal | 100.0 |
| WeightMode | REMAIN |
| Seeds | 2043551004, 437439456 |
| CountMode | COUNT_FIRST |
| IllegalMode | ILLEGAL_ON |
| Threshold | 45.0 |
| ThresholdEnable | FALSE |
| TotalCovCount | 1 |
| TotalCovGoal | 1 |
WriteResponseDelayCov BurstLength Coverage Bins
| Name | Type | Bin1 | Count | AtLeast | Percent Coverage |
|---|---|---|---|---|---|
| COUNT | 2 to 10 | 12 | 1 | 1200.0 | |
| Total Percent Coverage: 100.0 | |||||
WriteResponseDelayCov BurstDelay Coverage Model Coverage: 100.0
WriteResponseDelayCov BurstDelay Coverage Settings
| Settings | Value |
|---|---|
| CovWeight | 0 |
| Goal | 100.0 |
| WeightMode | REMAIN |
| Seeds | 1332874173, 506146694 |
| CountMode | COUNT_FIRST |
| IllegalMode | ILLEGAL_ON |
| Threshold | 45.0 |
| ThresholdEnable | FALSE |
| TotalCovCount | 1 |
| TotalCovGoal | 1 |
WriteResponseDelayCov BurstDelay Coverage Bins
| Name | Type | Bin1 | Count | AtLeast | Percent Coverage |
|---|---|---|---|---|---|
| COUNT | 2 to 5 | 12 | 1 | 1200.0 | |
| Total Percent Coverage: 100.0 | |||||
WriteResponseDelayCov BeatDelay Coverage Model Coverage: 100.0
WriteResponseDelayCov BeatDelay Coverage Settings
| Settings | Value |
|---|---|
| CovWeight | 0 |
| Goal | 100.0 |
| WeightMode | REMAIN |
| Seeds | 933100473, 1230937646 |
| CountMode | COUNT_FIRST |
| IllegalMode | ILLEGAL_ON |
| Threshold | 45.0 |
| ThresholdEnable | FALSE |
| TotalCovCount | 1 |
| TotalCovGoal | 1 |
WriteResponseDelayCov BeatDelay Coverage Bins
| Name | Type | Bin1 | Count | AtLeast | Percent Coverage |
|---|---|---|---|---|---|
| COUNT | 0 | 52 | 1 | 5200.0 | |
| Total Percent Coverage: 100.0 | |||||
ReadAddressDelayCov BurstLength Coverage Model Coverage: 100.0
ReadAddressDelayCov BurstLength Coverage Settings
| Settings | Value |
|---|---|
| CovWeight | 0 |
| Goal | 100.0 |
| WeightMode | REMAIN |
| Seeds | 650608528, 1341792218 |
| CountMode | COUNT_FIRST |
| IllegalMode | ILLEGAL_ON |
| Threshold | 45.0 |
| ThresholdEnable | FALSE |
| TotalCovCount | 1 |
| TotalCovGoal | 1 |
ReadAddressDelayCov BurstLength Coverage Bins
| Name | Type | Bin1 | Count | AtLeast | Percent Coverage |
|---|---|---|---|---|---|
| COUNT | 2 to 4 | 11 | 1 | 1100.0 | |
| Total Percent Coverage: 100.0 | |||||
ReadAddressDelayCov BurstDelay Coverage Model Coverage: 100.0
ReadAddressDelayCov BurstDelay Coverage Settings
| Settings | Value |
|---|---|
| CovWeight | 0 |
| Goal | 100.0 |
| WeightMode | REMAIN |
| Seeds | 1890670604, 161807130 |
| CountMode | COUNT_FIRST |
| IllegalMode | ILLEGAL_ON |
| Threshold | 45.0 |
| ThresholdEnable | FALSE |
| TotalCovCount | 1 |
| TotalCovGoal | 1 |
ReadAddressDelayCov BurstDelay Coverage Bins
| Name | Type | Bin1 | Bin2 | Count | AtLeast | Percent Coverage |
|---|---|---|---|---|---|---|
| COUNT | 0 to 1 | 2 to 5 | 17 | 1 | 1700.0 | |
| Total Percent Coverage: 100.0 | ||||||
ReadAddressDelayCov BeatDelay Coverage Model Coverage: 100.0
ReadAddressDelayCov BeatDelay Coverage Settings
| Settings | Value |
|---|---|
| CovWeight | 0 |
| Goal | 100.0 |
| WeightMode | REMAIN |
| Seeds | 416084794, 590587395 |
| CountMode | COUNT_FIRST |
| IllegalMode | ILLEGAL_ON |
| Threshold | 45.0 |
| ThresholdEnable | FALSE |
| TotalCovCount | 1 |
| TotalCovGoal | 1 |
ReadAddressDelayCov BeatDelay Coverage Bins
| Name | Type | Bin1 | Bin2 | Count | AtLeast | Percent Coverage |
|---|---|---|---|---|---|---|
| COUNT | 0 | 0 | 48 | 1 | 4800.0 | |
| Total Percent Coverage: 100.0 | ||||||
ReadDataDelayCov BurstLength Coverage Model Coverage: 100.0
ReadDataDelayCov BurstLength Coverage Settings
| Settings | Value |
|---|---|
| CovWeight | 0 |
| Goal | 100.0 |
| WeightMode | REMAIN |
| Seeds | 878549290, 2111344336 |
| CountMode | COUNT_FIRST |
| IllegalMode | ILLEGAL_ON |
| Threshold | 45.0 |
| ThresholdEnable | FALSE |
| TotalCovCount | 1 |
| TotalCovGoal | 1 |
ReadDataDelayCov BurstLength Coverage Bins
| Name | Type | Bin1 | Count | AtLeast | Percent Coverage |
|---|---|---|---|---|---|
| COUNT | 2 to 10 | 37 | 1 | 3700.0 | |
| Total Percent Coverage: 100.0 | |||||
ReadDataDelayCov BurstDelay Coverage Model Coverage: 100.0
ReadDataDelayCov BurstDelay Coverage Settings
| Settings | Value |
|---|---|
| CovWeight | 0 |
| Goal | 100.0 |
| WeightMode | REMAIN |
| Seeds | 1037732183, 1217231886 |
| CountMode | COUNT_FIRST |
| IllegalMode | ILLEGAL_ON |
| Threshold | 45.0 |
| ThresholdEnable | FALSE |
| TotalCovCount | 1 |
| TotalCovGoal | 1 |
ReadDataDelayCov BurstDelay Coverage Bins
| Name | Type | Bin1 | Count | AtLeast | Percent Coverage |
|---|---|---|---|---|---|
| COUNT | 2 to 5 | 37 | 1 | 3700.0 | |
| Total Percent Coverage: 100.0 | |||||
ReadDataDelayCov BeatDelay Coverage Model Coverage: 100.0
ReadDataDelayCov BeatDelay Coverage Settings
| Settings | Value |
|---|---|
| CovWeight | 0 |
| Goal | 100.0 |
| WeightMode | REMAIN |
| Seeds | 829267714, 544130942 |
| CountMode | COUNT_FIRST |
| IllegalMode | ILLEGAL_ON |
| Threshold | 45.0 |
| ThresholdEnable | FALSE |
| TotalCovCount | 1 |
| TotalCovGoal | 1 |
ReadDataDelayCov BeatDelay Coverage Bins
| Name | Type | Bin1 | Count | AtLeast | Percent Coverage |
|---|---|---|---|---|---|
| COUNT | 0 | 187 | 1 | 18700.0 | |
| Total Percent Coverage: 100.0 | |||||
WriteAddressDelayCov BurstLength Coverage Model Coverage: 0.0
WriteAddressDelayCov BurstLength Coverage Settings
| Settings | Value |
|---|---|
| CovWeight | 0 |
| Goal | 100.0 |
| WeightMode | REMAIN |
| Seeds | 1296437502, 1511131805 |
| CountMode | COUNT_FIRST |
| IllegalMode | ILLEGAL_ON |
| Threshold | 45.0 |
| ThresholdEnable | FALSE |
| TotalCovCount | 0 |
| TotalCovGoal | 1 |
WriteAddressDelayCov BurstLength Coverage Bins
| Name | Type | Bin1 | Count | AtLeast | Percent Coverage |
|---|---|---|---|---|---|
| COUNT | 2 to 10 | 0 | 1 | 0.0 | |
| Total Percent Coverage: 0.0 | |||||
WriteAddressDelayCov BurstDelay Coverage Model Coverage: 0.0
WriteAddressDelayCov BurstDelay Coverage Settings
| Settings | Value |
|---|---|
| CovWeight | 0 |
| Goal | 100.0 |
| WeightMode | REMAIN |
| Seeds | 628491352, 1843851328 |
| CountMode | COUNT_FIRST |
| IllegalMode | ILLEGAL_ON |
| Threshold | 45.0 |
| ThresholdEnable | FALSE |
| TotalCovCount | 0 |
| TotalCovGoal | 1 |
WriteAddressDelayCov BurstDelay Coverage Bins
| Name | Type | Bin1 | Count | AtLeast | Percent Coverage |
|---|---|---|---|---|---|
| COUNT | 2 to 5 | 0 | 1 | 0.0 | |
| Total Percent Coverage: 0.0 | |||||
WriteAddressDelayCov BeatDelay Coverage Model Coverage: 0.0
WriteAddressDelayCov BeatDelay Coverage Settings
| Settings | Value |
|---|---|
| CovWeight | 0 |
| Goal | 100.0 |
| WeightMode | REMAIN |
| Seeds | 963124330, 867366020 |
| CountMode | COUNT_FIRST |
| IllegalMode | ILLEGAL_ON |
| Threshold | 45.0 |
| ThresholdEnable | FALSE |
| TotalCovCount | 0 |
| TotalCovGoal | 1 |
WriteAddressDelayCov BeatDelay Coverage Bins
| Name | Type | Bin1 | Count | AtLeast | Percent Coverage |
|---|---|---|---|---|---|
| COUNT | 0 | 0 | 1 | 0.0 | |
| Total Percent Coverage: 0.0 | |||||
WriteDataDelayCov BurstLength Coverage Model Coverage: 0.0
WriteDataDelayCov BurstLength Coverage Settings
| Settings | Value |
|---|---|
| CovWeight | 0 |
| Goal | 100.0 |
| WeightMode | REMAIN |
| Seeds | 1992752071, 1456192725 |
| CountMode | COUNT_FIRST |
| IllegalMode | ILLEGAL_ON |
| Threshold | 45.0 |
| ThresholdEnable | FALSE |
| TotalCovCount | 0 |
| TotalCovGoal | 1 |
WriteDataDelayCov BurstLength Coverage Bins
| Name | Type | Bin1 | Count | AtLeast | Percent Coverage |
|---|---|---|---|---|---|
| COUNT | 2 to 10 | 0 | 1 | 0.0 | |
| Total Percent Coverage: 0.0 | |||||
WriteDataDelayCov BurstDelay Coverage Model Coverage: 0.0
WriteDataDelayCov BurstDelay Coverage Settings
| Settings | Value |
|---|---|
| CovWeight | 0 |
| Goal | 100.0 |
| WeightMode | REMAIN |
| Seeds | 1940533339, 2055473551 |
| CountMode | COUNT_FIRST |
| IllegalMode | ILLEGAL_ON |
| Threshold | 45.0 |
| ThresholdEnable | FALSE |
| TotalCovCount | 0 |
| TotalCovGoal | 1 |
WriteDataDelayCov BurstDelay Coverage Bins
| Name | Type | Bin1 | Count | AtLeast | Percent Coverage |
|---|---|---|---|---|---|
| COUNT | 2 to 5 | 0 | 1 | 0.0 | |
| Total Percent Coverage: 0.0 | |||||
WriteDataDelayCov BeatDelay Coverage Model Coverage: 0.0
WriteDataDelayCov BeatDelay Coverage Settings
| Settings | Value |
|---|---|
| CovWeight | 0 |
| Goal | 100.0 |
| WeightMode | REMAIN |
| Seeds | 1136972191, 1113371690 |
| CountMode | COUNT_FIRST |
| IllegalMode | ILLEGAL_ON |
| Threshold | 45.0 |
| ThresholdEnable | FALSE |
| TotalCovCount | 0 |
| TotalCovGoal | 1 |
WriteDataDelayCov BeatDelay Coverage Bins
| Name | Type | Bin1 | Count | AtLeast | Percent Coverage |
|---|---|---|---|---|---|
| COUNT | 0 | 0 | 1 | 0.0 | |
| Total Percent Coverage: 0.0 | |||||
WriteResponseDelayCov BurstLength Coverage Model Coverage: 0.0
WriteResponseDelayCov BurstLength Coverage Settings
| Settings | Value |
|---|---|
| CovWeight | 0 |
| Goal | 100.0 |
| WeightMode | REMAIN |
| Seeds | 1935614252, 1231610140 |
| CountMode | COUNT_FIRST |
| IllegalMode | ILLEGAL_ON |
| Threshold | 45.0 |
| ThresholdEnable | FALSE |
| TotalCovCount | 0 |
| TotalCovGoal | 1 |
WriteResponseDelayCov BurstLength Coverage Bins
| Name | Type | Bin1 | Count | AtLeast | Percent Coverage |
|---|---|---|---|---|---|
| COUNT | 2 to 10 | 0 | 1 | 0.0 | |
| Total Percent Coverage: 0.0 | |||||
WriteResponseDelayCov BurstDelay Coverage Model Coverage: 0.0
WriteResponseDelayCov BurstDelay Coverage Settings
| Settings | Value |
|---|---|
| CovWeight | 0 |
| Goal | 100.0 |
| WeightMode | REMAIN |
| Seeds | 628491352, 1519532790 |
| CountMode | COUNT_FIRST |
| IllegalMode | ILLEGAL_ON |
| Threshold | 45.0 |
| ThresholdEnable | FALSE |
| TotalCovCount | 0 |
| TotalCovGoal | 1 |
WriteResponseDelayCov BurstDelay Coverage Bins
| Name | Type | Bin1 | Bin2 | Count | AtLeast | Percent Coverage |
|---|---|---|---|---|---|---|
| COUNT | 0 to 1 | 2 to 5 | 0 | 1 | 0.0 | |
| Total Percent Coverage: 0.0 | ||||||
WriteResponseDelayCov BeatDelay Coverage Model Coverage: 0.0
WriteResponseDelayCov BeatDelay Coverage Settings
| Settings | Value |
|---|---|
| CovWeight | 0 |
| Goal | 100.0 |
| WeightMode | REMAIN |
| Seeds | 1682240380, 1538165535 |
| CountMode | COUNT_FIRST |
| IllegalMode | ILLEGAL_ON |
| Threshold | 45.0 |
| ThresholdEnable | FALSE |
| TotalCovCount | 0 |
| TotalCovGoal | 1 |
WriteResponseDelayCov BeatDelay Coverage Bins
| Name | Type | Bin1 | Bin2 | Count | AtLeast | Percent Coverage |
|---|---|---|---|---|---|---|
| COUNT | 0 | 0 | 0 | 1 | 0.0 | |
| Total Percent Coverage: 0.0 | ||||||
ReadAddressDelayCov BurstLength Coverage Model Coverage: 0.0
ReadAddressDelayCov BurstLength Coverage Settings
| Settings | Value |
|---|---|
| CovWeight | 0 |
| Goal | 100.0 |
| WeightMode | REMAIN |
| Seeds | 1296437502, 1383831417 |
| CountMode | COUNT_FIRST |
| IllegalMode | ILLEGAL_ON |
| Threshold | 45.0 |
| ThresholdEnable | FALSE |
| TotalCovCount | 0 |
| TotalCovGoal | 1 |
ReadAddressDelayCov BurstLength Coverage Bins
| Name | Type | Bin1 | Count | AtLeast | Percent Coverage |
|---|---|---|---|---|---|
| COUNT | 2 to 10 | 0 | 1 | 0.0 | |
| Total Percent Coverage: 0.0 | |||||
ReadAddressDelayCov BurstDelay Coverage Model Coverage: 0.0
ReadAddressDelayCov BurstDelay Coverage Settings
| Settings | Value |
|---|---|
| CovWeight | 0 |
| Goal | 100.0 |
| WeightMode | REMAIN |
| Seeds | 1712199934, 1717908421 |
| CountMode | COUNT_FIRST |
| IllegalMode | ILLEGAL_ON |
| Threshold | 45.0 |
| ThresholdEnable | FALSE |
| TotalCovCount | 0 |
| TotalCovGoal | 1 |
ReadAddressDelayCov BurstDelay Coverage Bins
| Name | Type | Bin1 | Count | AtLeast | Percent Coverage |
|---|---|---|---|---|---|
| COUNT | 2 to 5 | 0 | 1 | 0.0 | |
| Total Percent Coverage: 0.0 | |||||
ReadAddressDelayCov BeatDelay Coverage Model Coverage: 0.0
ReadAddressDelayCov BeatDelay Coverage Settings
| Settings | Value |
|---|---|
| CovWeight | 0 |
| Goal | 100.0 |
| WeightMode | REMAIN |
| Seeds | 963124330, 2144458818 |
| CountMode | COUNT_FIRST |
| IllegalMode | ILLEGAL_ON |
| Threshold | 45.0 |
| ThresholdEnable | FALSE |
| TotalCovCount | 0 |
| TotalCovGoal | 1 |
ReadAddressDelayCov BeatDelay Coverage Bins
| Name | Type | Bin1 | Count | AtLeast | Percent Coverage |
|---|---|---|---|---|---|
| COUNT | 0 | 0 | 1 | 0.0 | |
| Total Percent Coverage: 0.0 | |||||
ReadDataDelayCov BurstLength Coverage Model Coverage: 0.0
ReadDataDelayCov BurstLength Coverage Settings
| Settings | Value |
|---|---|
| CovWeight | 0 |
| Goal | 100.0 |
| WeightMode | REMAIN |
| Seeds | 1362522746, 1446320732 |
| CountMode | COUNT_FIRST |
| IllegalMode | ILLEGAL_ON |
| Threshold | 45.0 |
| ThresholdEnable | FALSE |
| TotalCovCount | 0 |
| TotalCovGoal | 1 |
ReadDataDelayCov BurstLength Coverage Bins
| Name | Type | Bin1 | Count | AtLeast | Percent Coverage |
|---|---|---|---|---|---|
| COUNT | 2 to 10 | 0 | 1 | 0.0 | |
| Total Percent Coverage: 0.0 | |||||
ReadDataDelayCov BurstDelay Coverage Model Coverage: 0.0
ReadDataDelayCov BurstDelay Coverage Settings
| Settings | Value |
|---|---|
| CovWeight | 0 |
| Goal | 100.0 |
| WeightMode | REMAIN |
| Seeds | 1940533339, 551584956 |
| CountMode | COUNT_FIRST |
| IllegalMode | ILLEGAL_ON |
| Threshold | 45.0 |
| ThresholdEnable | FALSE |
| TotalCovCount | 0 |
| TotalCovGoal | 1 |
ReadDataDelayCov BurstDelay Coverage Bins
| Name | Type | Bin1 | Bin2 | Count | AtLeast | Percent Coverage |
|---|---|---|---|---|---|---|
| COUNT | 0 to 1 | 2 to 5 | 0 | 1 | 0.0 | |
| Total Percent Coverage: 0.0 | ||||||
ReadDataDelayCov BeatDelay Coverage Model Coverage: 0.0
ReadDataDelayCov BeatDelay Coverage Settings
| Settings | Value |
|---|---|
| CovWeight | 0 |
| Goal | 100.0 |
| WeightMode | REMAIN |
| Seeds | 2118121841, 781495195 |
| CountMode | COUNT_FIRST |
| IllegalMode | ILLEGAL_ON |
| Threshold | 45.0 |
| ThresholdEnable | FALSE |
| TotalCovCount | 0 |
| TotalCovGoal | 1 |
ReadDataDelayCov BeatDelay Coverage Bins
| Name | Type | Bin1 | Bin2 | Count | AtLeast | Percent Coverage |
|---|---|---|---|---|---|---|
| COUNT | 0 | 0 | 0 | 1 | 0.0 | |
| Total Percent Coverage: 0.0 | ||||||
TbAxi4_MemoryRandomTiming1 Scoreboard Report for Scoreboard_slv
| Name | ParentName | ItemCount | ErrorCount | ItemsChecked | ItemsPopped | ItemsDropped | FifoCount |
|---|---|---|---|---|---|---|---|
| WriteAddressFIFO | memory_1 | 64 | 0 | 0 | 64 | 0 | 0 |
| WriteDataFifo | memory_1 | 224 | 0 | 0 | 224 | 0 | 0 |
| WriteResponseFifo | memory_1 | 64 | 0 | 0 | 64 | 0 | 0 |
| ReadAddressFifo | memory_1 | 64 | 0 | 0 | 64 | 0 | 0 |
| ReadDataFifo | memory_1 | 224 | 0 | 0 | 224 | 0 | 0 |
| WriteResponse Scoreboard | manager_1 | 64 | 0 | 64 | 64 | 0 | 0 |
| ReadResponse Scoreboard | manager_1 | 224 | 0 | 224 | 224 | 0 | 0 |
| WriteAddressFIFO | manager_1 | 64 | 0 | 0 | 64 | 0 | 0 |
| WriteDataFifo | manager_1 | 224 | 0 | 0 | 224 | 0 | 0 |
| ReadAddressFifo | manager_1 | 64 | 0 | 0 | 64 | 0 | 0 |
| ReadAddressTransactionFifo | manager_1 | 64 | 0 | 0 | 64 | 0 | 0 |
| ReadDataFifo | manager_1 | 224 | 0 | 0 | 224 | 0 | 0 |
| WriteBurstFifo | memory_1 | 0 | 0 | 0 | 0 | 0 | 0 |
| ReadBurstFifo | memory_1 | 0 | 0 | 0 | 0 | 0 | 0 |
| WriteBurstFifo | manager_1 | 192 | 0 | 0 | 192 | 0 | 0 |
| ReadBurstFifo | manager_1 | 192 | 0 | 192 | 192 | 0 | 0 |